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Analysis of Electron Mobility in Inversion-Mode
Al2O3/InxGa1−xAs MOSFETs
Weike Wang, Student Member, IEEE, James C. M. Hwang, Fellow, IEEE, Yi Xuan, Member, IEEE, and
Peide D. Ye, Senior Member, IEEE
Abstract—The electron mobility in Al2O3/InxGa1−xAs
(x = 0.53, 0.65, or 0.75) metal–oxide–semiconductor field-effect
transistors was analyzed for scattering by oxide charge, as well
as interface charge and roughness, and compared with measured
transfer characteristics from depletion to inversion. The analysis
showed that, under strong inversion, the electron mobility was
mainly limited by interface roughness. The extracted interface
roughness from the measured data was two to seven times that
of the interface between a high-k dielectric and Si, assuming the
correlation lengths were comparable. Therefore, to fully benefit
from the high bulk mobility of InGaAs, its interface roughness
with the gate oxide needs to be further improved.
Index Terms—Charge-carrier mobility, gallium compounds, in-
dium compounds, metal–oxide–semiconductor field-effect transis-
tors (MOSFETs), semiconductor device modeling.
I. INTRODUCTION
THE SUCCESS OF complementary metal–oxide–semiconductor technology is largely based on relentless
shrinking of metal–oxide–semiconductor field-effect transistors
(MOSFETs) according to Moore’s law. As the shrinkage
approaches the physical limit of silicon, alternative channel
materials such as high-mobility III–V semiconductors have
received increasing attention. However, high bulk mobility does
not necessarily lead to high surface mobility in an inversion-
mode MOSFET. With the recent mapping of interface traps
across the bandgap of InGaAs [1] and demonstration of high-
performance InGaAs MOSFETs [2]–[15], their current–voltage
characteristics can now be analyzed to determine the
difference between surface and bulk mobility. This should
complement studies that were based on the capacitance–voltage
characteristics of metal–oxide–semiconductor diodes and
generate new insight into the operation of III–V MOSFETs.
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Fig. 1. Schematic cross section of the present InGaAs MOSFETs.
II. DEVICE STRUCTURE AND CHARACTERIZATION
Fig. 1 illustrates the structure of InxGa1−xAs MOSFETs
used in this paper. A 500-nm layer of In0.53Ga0.47As p-doped
to 4× 1017 cm−3, a 300-nm layer of In0.53Ga0.47As p-doped
to 1× 1017 cm−3, and a 15- to 20-nm layer of InxGa1−xAs
(x = 0.53, 0.65, or 0.75) p-doped to 1× 1017 cm−3 were
sequentially grown on p+-doped InP substrates by molecular
beam epitaxy. The In0.53Ga0.47As layer is lattice matched
to InP, whereas the In0.75Ga0.25As layer is at the limit of
pseudomorphic growth. An 8- to 10-nm layer of Al2O3 with
a dielectric constant kOX of 9 was then formed on top of
InxGa1−xAs by atomic layer deposition as the gate oxide. The
gate was metalized with evaporated Ni and Au. Except for the
extraction of source–drain parasitic resistance, current–voltage
transfer characteristics were measured under a drain–source
voltage VDS of 50 mV on MOSFETs with a gate length L of
4 μm and a gate width W of 100 μm. The low drain–source
voltage ensured linear characteristics; the long gate length min-
imized short-channel effects. Several MOSFETs of the same In
mole fraction were measured, and the typical characteristics are
shown in Fig. 2. It can be seen that, with increasing In mole
fraction, the ON-state current and transconductance improve,
but the OFF-state leakage degrades. Detailed fabrication process
and device performance can be found in [9]. All measurements
were performed on-wafer by using an Agilent 4156C preci-
sion semiconductor parameter analyzer and a Cascade Summit
12000 probe station with a microchamber ambient enclosure
and ±0.1 ◦C temperature control.
III. ANALYSIS OF INVERSION CHARGE
Despite the high performance of the present InGaAs
MOSFETs, their interface trap density is rather high (as will
be shown later), and their inversion charge density cannot be
0018-9383/$26.00 © 2011 IEEE
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Fig. 2. Excellent agreement in both (a) linear and (b) log scales between
(symbols) measured and (curves) modeled transfer characteristics of InGaAs
MOSFETs at room temperature and −50 ◦C. Gate length = 4 μm.
Gate width = 100 μm.
accurately measured. Therefore, instead of extracting from the
measured current–voltage characteristics the electron mobility
as a function of the inversion charge density, we derive the
mobility versus charge density characteristics and reduce them
to a few simple parameters to be extracted from the measured
current–voltage characteristics, as detailed in this section.
The electrostatic characteristics of the 2-D electron gas in
a MOSFET inversion layer can be described by the following
coupled Schrödinger and Poisson equations:
d2ψI(z)/dz2 + (2m∗/2) [EI + qϕ(z)]ψI(z) = 0 (1)
d2ϕ(z)/dz2 = −(q/εs) [NA + n(z)− p(z)] (2)
where ψI (z) is the normalized wave function of an elec-
tron in the Ith subband, m∗ is the effective mass for
the electron motion in the z-direction perpendicular to the
oxide–semiconductor interface,  is the reduced Planck’s con-
stant, EI is the energy level of the Ith subband, q is the electron
charge, ϕ(z) is the electrostatic potential, εS is the semicon-
ductor permittivity, NA is the ionized acceptor concentration,
and n(z) and p(z) are the electron and hole concentrations,
respectively. Equations (1) and (2) can be individually but
consistently solved by assuming the electric field to be constant
or the potential well to be triangular near the interface [16]. For
the present InGaAs MOSFETs, Fig. 3(a) shows the lowest two
subbands, i.e., E1 and E2, and their associated wave functions
in the Γ valley under strong inversion. (In the range of inversion
Fig. 3. Calculated (a) wave functions ψI , (b) depth distributions, and (c) sheet
densities QN of the inversion charge in InGaAs MOSFETs. The calculated
densities of a Si MOSFET, as listed in Table I, are included for comparison.
charge density explored in this paper, the occupation of satellite
valleys is negligible [17].) Fig. 3(b) shows the depth distribution
of charge densities summed over all subbands under strong
inversion. Fig. 3(c) shows inversion charge density QN as a
function of surface potential ϕS , which is the potential on the
semiconductor surface with respect to that in the semiconductor
bulk. For comparison, the calculated charge densities of a sili-
con MOSFET with NA = 1× 1017 cm−3 and a 10-nm Al2O3
gate oxide are also included. It can be seen that, under strong
inversion, the Si MOSFET has a higher charge density than the
InGaAs MOSFETs mainly due to a higher density of states in
the conduction band. Table I lists the parameter values [18] used
in the calculation.
1974 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 58, NO. 7, JULY 2011
TABLE I
MODEL PARAMETERS
Gate–source voltage VGS is related to ϕS by
VGS = ϕMS + ϕS − (QB + QN + QIT + QT )/COX (3)
where ϕMS is the difference between gate metal and semi-
conductor work functions, QB is the depletion charge density
in the bulk of the semiconductor, QIT is the interface charge
density, QT is the bulk oxide charge density assumed to be
concentrated near the oxide–semiconductor interface, and COX
is the oxide capacitance. To evaluate VGS according to (3),
ϕMS was calculated by
ϕMS = ϕM − χ− (EC − EF0)/q (4)
where ϕM is the metal work function, χ is the electron affinity,
EC is the conduction band minimum, and EF0 is the Fermi
level in the semiconductor bulk. These parameter values were
also included in Table I. QB and QN were obtained by solving
(1) and (2), as previously described.
To calculate interface charge density QIT, interface trap
density DIT and charge neutral level E0 [19] are needed.
Fig. 4 shows the interface trap density between Al2O3 and
InGaAs across the bandgap as measured by using the charge-
pumping method [1]. It can be seen that, in general, the trap
density follows a Gaussian distribution with a peak midgap.
Since the trap distribution into the conduction band cannot
be directly measured, extrapolation is necessary. However, if
extrapolation follows the Gaussian distribution, very few traps
will be in the conduction band, and the subthreshold slope of
the transfer characteristics will be much steeper than what was
measured. For lack of better understanding, the trap density in
the conduction band is assumed to be constant (DIT) and the
same as DIT at E0, as indicated by the solid lines in Fig. 4.
Such DIT fits well with the measured transfer characteristics,
as shown in Fig. 2.
Following [19], charge neutral level E0 is assumed to be
constant with respect to the vacuum level, and the interface
traps are assumed to be donor-like (neutral when filled) below
Fig. 4. Interface trap densities DIT in () Al2O3/In0.53Ga0.47As,
(◦) In0.65Ga0.35As, and () In0.75Ga0.25As MOSFETs measured by the
charge-pumping method across the bandgap. The trap energy is relative to
conduction band minimum EC . (Dashed curves) Gaussian fit. (Solid lines)
DIT levels extrapolated from DIT values at charge neutral levels E0 into the
conduction band.
Fig. 5. (Symbols) Measured versus (curves) calculated interface charge den-
sities QIT for InGaAs MOSFETs.
E0 and acceptor-like (negative when filled) above E0. Fig. 5





where EF is the surface Fermi level. The agreement with the
experimental data is reasonable.
Fixed oxide charge density QT is obtained by fitting the
transfer characteristics, as discussed in Section IV. QT mainly
shifts the current–voltage characteristics along the voltage axis,
whereas QIT also changes its slopes.
IV. ANALYSIS OF ELECTRON MOBILITY
In addition to the inversion charge, low-field electron mo-
bility μ is another important parameter critical to the transfer
characteristics of the n-channel MOSFET. Consider the differ-
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where μ0 is the semiconductor bulk mobility accounting for
the scattering of bulk and remote phonons, as well as ionized
impurities, without considering the screening by the inversion
charge, μR is the interface roughness mobility, and μC is the
Coulomb scattering mobility due to both oxide charge QT and
interface charge QIT.
The InGaAs bulk mobility has been measured in uniform
slabs [21] and only needs to be fine-tuned to fit the subthreshold
characteristics of the present InGaAs MOSFETs. Table I shows
that the measured and fitted values, i.e., μ′0 and μ0, respectively,
are on the same order of magnitude.
In comparison, the interface roughness mobility needs to be
derived by calculating the matrix element of the scattering po-
tential before converting to the scattering rate or the relaxation
time through the Fermi golden rule. The perturbation potentials
for interface roughness scattering VR [22] and Coulomb scat-







|−→r −−→rI | (7)
VC = qE(z)Δ(x, y) (8)
respectively, where ΔQI is the charge of the scattering center,
ε is the average permittivity, r is the position of the electron
in the inversion layer, rI is the position of the scattering center,
E(z) is the electric field, and Δ(x, y) is the interface roughness,
which is assumed to be Gaussian.









where λ is the correlation length, Δ is the root-mean-square
average of Δ(x, y), and EEFF is the effective electric field at
the interface according to
EEFF = (QB + QN/2)/εS . (10)
Since QB and QN can be calculated, as shown in Section III,
EEFF is known, which leaves λ/Δ2 as the only fitting parame-
ter for μR.
The Coulomb scattering mobility with screening by the
inversion charge for the Ith subband can be expressed in (11)
[20], shown at the bottom of the page, where
ε =(εOX + εS)/2 (12)
ηI =EI/kBT (13)













where D(EI) is the density of states in the semiconductor,
and f(EI) is the Fermi–Dirac distribution function. Despite the
high interface charge density, the Coulomb scattering mobility
in the present InGaAs MOSFETs is calculated to be on the order
of 104 cm2/V/s or higher and, hence, can only affect the total
electron mobility under weak inversion. This is probably be-
cause, in the present InGaAs MOSFETs, the inverted electrons
are farther away from the oxide than those in a Si MOSFET
(see Fig. 3). In addition, under strong inversion, the Coulomb
scattering is screened by the inversion charge.
As a summary of the aforementioned mobility analysis,
Fig. 6 shows the calculated μ0, μR, μC , and μ for the present
InGaAs MOSFETs at room temperature. It can be seen that,
under strong inversion, the total electron mobility decreases
with increasing inversion charge and is mainly limited by the
interface roughness mobility, as the bulk mobility is rather high
in the present InGaAs MOSFETs with NA = 1× 1017 cm−3.
Even with order-of-magnitude scaling of gate length and doping
concentration, the bulk mobility will still be high enough so
that, under strong inversion, the total mobility will be mainly
limited by interface roughness, unless the interface roughness is
significantly improved. By contrast, with higher channel doping
and generally lower bulk mobility, the total electron mobility in
typical Si MOSFETs is limited by the bulk mobility.
As the interface roughness mobility is not sensitive to tem-
perature, the total electron mobility of the InGaAs MOSFETs
exhibits negligible temperature dependence, as shown in Fig. 7.
Such temperature insensibility agrees with the experiment data
of In0.53Ga0.47As MOSFETs over a much wider temperature
range [24]. This confirms that, in the present cases, phonon
scattering plays a minor role in determining the electron mo-
bility, particularly when remote phonons are screened by the
metal gate [25]–[27].
For compact modeling, the total electron mobility of the
present InGaAs MOSFETs under moderate-to-strong inversion
can be fitted to a simple power law E−0.7EFF , as shown in Fig. 8.
Although it is interesting to extrapolate the power law to
1 MV/cm under which most modern Si MOSFETs operate,
it may not be valid because, under such a high field, the
electron wave function will move closer to the semiconductor
surface and even penetrate into the oxide to degrade the electron
mobility faster than what the power law predicts. Unfortunately,
high-field tests are not possible because the present InGaAs
MOSFETs cannot be biased to higher gate voltages than those
shown in Fig. 2. For comparison, the Si universal mobility [28]
has also been included in Fig. 8.
μC(EI) =
8πEI(ε/q)2
m∗ |QT + QIT|
π/2∫
0
(1 + a√ηIz sin ϕ)−6
(
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Fig. 6. Calculated semiconductor bulk mobility μ0 (−−−), interface
roughness mobility μR (---), Coulomb scattering mobility μC(− • −), and
total electron mobility μ (−−−) for (a) In0.75Ga0.25As, (b) In0.65Ga0.35As,
and (c) In0.53Ga0.47As MOSFETs at room temperature. In all cases, μ is
mainly limited by μR under strong inversion.
V. EXPERIMENTAL VERIFICATION AND DISCUSSION










where IDS is the drain–source current, and RDS is the
drain–source series parasitic resistance. The values of RDS
were extracted from the measured transfer characteristics of de-
vices with different gate lengths and then optimized to give the
best overall fit. QN and μ have been calculated in Sections III
and IV, respectively, with μ0 and λ/Δ2 as fitting parameters.
Fig. 7. Total electron mobility μ in InGaAs MOSFETs calculated by using
the parameter values listed in Table I, which exhibits little difference between
room temperature and −50 ◦C.
Fig. 8. Total electron mobility μ in InGaAs MOSFETs calculated by using the
parameter values listed in Table I, which exhibits simple power-law dependence
on effective electric field EEFF. The Si universal mobility [28] has also been
included for comparison.
The optimized values were listed in Table I. Fig. 2 compares in
both linear and logarithmic scales the modeled and measured
transfer characteristics of the present InGaAs MOSFETs with
VDS = 50 mV at room temperature and −50 ◦C, respectively.
Excellent agreement was achieved from subthreshold to strong
inversion.
Table I shows that the extracted interface roughness pa-
rameter λ/Δ2 for the present InGaAs MOSFETs is signifi-
cantly smaller than that of the Si MOSFET, suggesting that
the Al2O3/InGaAs interface is rougher than the SiO2/Si in-
terface. The interface roughness values of Si MOSFETs have
been characterized through measurements of carrier mobility
[22], [29], [30], atomic force microscopy [31], high-resolution
transmission electron microscopy [32], and X-ray reflectivity
[33]. For the SiO2/Si interface, λ = 0.6−2.5 nm and Δ =
0.2−0.5 nm. For the interface between a high-k dielectric and
Si, λ is usually assumed to be the same, but Δ is slightly
larger at 0.3–0.6 nm. Assuming that λ is also the same for the
Al2O3/InGaAs interface, the extracted λ/Δ2 implies that Δ =
1.2−2.2 nm, which is approximately two to seven times that
of the high-k/Si interface. Table I also shows that the interface
is significantly rougher when the In mole fraction x ≈ 0.5,
which is consistent with poorer transfer characteristics of the
In0.53Ga0.47As MOSFET. However, given the limited sample
size, uniformity, and reproducibility, more statistics are needed
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Fig. 9. Calculated inversion charge density QN in In0.75Ga0.25As
MOSFETs with simple and stepped triangular wells.
before a firm correlation between the interface roughness and
the In mole fraction can be established. For the same reason,
no firm correlation between interface roughness and interface
trap density can be established at the moment. This paper
would have been more complete had the interface roughness of
InGaAs MOSFETs been characterized through measurements
of atomic force microscopy, high-resolution transmission elec-
tron microscopy, or X-ray reflectivity as in the case of Si
MOSFETs mentioned earlier.
Fig. 4 shows that, for the present InGaAs MOSFETs with
high In mole fractions, although the interface trap density is
on the order of 1013 cm−2eV−1 midgap, it rapidly decreases
toward the conduction band. Since charge neural level E0 for
high In mole fractions is very close to the conduction band
(see Table I), inversion-mode operation with good ON-state
performance is achievable, whereas the OFF-state performance
is still limited by the high interface trap density below E0.
Furthermore, although the ON-state performance appears to
significantly improve with increasing In mole fraction, since
the mobility under strong inversion is mainly limited by the
interface roughness, the improved ON-state performance cannot
be solely attributed to lighter effective mass or higher bulk
mobility with increasing In mole fraction. According to (9), the
interface roughness mobility is inversely proportional to the ef-
fective mass, and the approximately 20% lighter effective mass
in In0.75Ga0.25As than that in In0.53Ga0.47As is insufficient to
cause the mobility in In0.75Ga0.25As to be approximately three
times of that in In0.53Ga0.47As. Therefore, the better ON-state
performance with increasing In mole fraction of the present
InGaAs MOSFETs is mainly due to better interface roughness.
In Section III, the inversion charge was calculated by as-
suming a simple triangular well (see Fig. 3). In reality, the
potential well in In0.65Ga0.35As and In0.75Ga0.25As MOSFETs
contains an additional step between the channel and buffer
layers, as shown in Fig. 9. However, it is shown in Fig. 9 that
the solution of inversion charge density QN for the stepped well
is very close to that of the triangular well. This validates the
approximation by the triangular well.
VI. CONCLUSION
Unlike in Si MOSFETs, the electron mobility in InGaAs
MSOFETs under strong inversion was found to be mainly
limited by the interface roughness. By extracting the mobility
from the measured transfer characteristics, the roughness of the
Al2O3/InGaAs interface was determined to be two to seven
times of that of the SiO2/Si interface. Therefore, to fully benefit
from the high bulk mobility of InGaAs, its interface roughness
with the gate oxide needs to be further improved.
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